Will Salcedo

CEO of Partcl. Building GPU-accelerated EDA tools for chip design -- timing analysis, placement, and optimization on CUDA. Powerlifting wannabe, outdoors, skiing.

Simulated Annealing Macro Placer
T: 1.000 HPWL: --- iter: 0 accept: 0%