Skip to content
View rooty19's full-sized avatar
  • /dev/null

Block or report rooty19

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. basys3_vga basys3_vga Public

    "Space invaders" like game on BASYS3 for FPGA Contest. if you compile, you should use Vivado 19.2.

    SystemVerilog 2

  2. sdram_test sdram_test Public

    A simple controller for SDRAM on DE2-115 (clk=50MHz), No bank changing or burst transfer mode

    SystemVerilog 1

  3. Vitis-In-Depth-Tutorial Vitis-In-Depth-Tutorial Public

    Forked from Xilinx/Vitis-In-Depth-Tutorial

    C++ 1

  4. luna3 luna3 Public

    RISC-V Core with Chisel

    Scala 1

  5. rc-fpga-zcu rc-fpga-zcu Public

    Forked from li3tuo4/rc-fpga-zcu

    Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)

    Tcl 1

  6. kicad_ym kicad_ym Public

    FM sound chup library for Kicad 6

    1