Skip to content
View franout's full-sized avatar
👾
Sapere aude.
👾
Sapere aude.
19 followers · 35 following

Achievements

Achievement: Pull Sharkx3Achievement: QuickdrawAchievement: Pair Extraordinairex2Achievement: StarstruckAchievement: YOLOAchievement: Arctic Code Vault Contributor

Achievements

Achievement: Pull Sharkx3Achievement: QuickdrawAchievement: Pair Extraordinairex2Achievement: StarstruckAchievement: YOLOAchievement: Arctic Code Vault Contributor

Highlights

  • Pro

Organizations

@cad-polito-it

Block or report franout

Block user
See More

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
franout/README.md

Hi there, I'm Francesco 👋

Embedded Software Engineer · EDA/CAD Engineer · PostDoc researcher @ Politecnico di Torino

I work where software meets silicon, and how they interlace.

As a PostDoc, in collaboration with industrial partners, I develop functional test methodologies that detect manufacturing defects in high-end processors, build software-based safety mechanisms for safety-critical systems, and design and automate EDA flows for hardware test.

My PhD thesis, "System-Level Test Techniques for Automotive SoCs", developed methods to generate and grade system-level tests for large automotive chips.

🧰 Tech stack

Languages

C C++ Python Bash TCL Assembly RISC-V

Hardware design & verification

VHDL Verilog SystemVerilog Chipyard Gem5

Embedded platforms

STM32 Arm FPGA RTOS

EDA / CAD tools

  • Synopsys: Design Compiler · TestMAX (TetraMAX) · VC Z01X (Z01X) · VCS · Verdi · PrimeTime
  • Cadence: Innovus · Incisive

DevOps & workflow

Linux Ansible Git GitHub GitLab

📊 GitHub stats

franout's GitHub stats Top languages

📫 Get in touch

LinkedIn Google Scholar ORCID Email

Off the keyboard: 🥾 trekking · 🍷 wine tasting · 🚗 old car restoration

Pinned Loading

  1. cad-polito-it/testyard cad-polito-it/testyard Public

    Forked from ucb-bar/chipyard

    A dynamic RISC-V-based benchmarks generator for VLSI hardware testing

    Scala 1

  2. cad-polito-it/hammer cad-polito-it/hammer Public

    Forked from ucb-bar/hammer

    Hammer: Highly Agile Masks Made Effortlessly from RTL

    Python 2

  3. PTLIX PTLIX Public

    Portable Test Library Interface for different RTOSs and Software Test Libraries

    C

  4. Cogitantium Cogitantium Public

    Hardware Accelerator for ML

    VHDL 5 1

  5. freertos_meets_riscv freertos_meets_riscv Public

    A RISCV implementation of freeRTOS for Comet Simulator

    C

  6. micrium_meets_riscv micrium_meets_riscv Public

    A RISCV implementation of uC-OSIII for Comet Simulator

    C 1