-
Notifications
You must be signed in to change notification settings - Fork 3
Expand file tree
/
Copy pathmep-avc2.cpu
More file actions
1987 lines (1981 loc) · 94.8 KB
/
mep-avc2.cpu
File metadata and controls
1987 lines (1981 loc) · 94.8 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
; Toshiba MeP AVC2 Coprocessor description. -*- Scheme -*-
; Copyright 2011 Free Software Foundation, Inc.
;
; Contributed by Red Hat Inc;
;
; This file is part of the GNU Binutils.
;
; This program is free software; you can redistribute it and/or modify
; it under the terms of the GNU General Public License as published by
; the Free Software Foundation; either version 3 of the License, or
; (at your option) any later version.
;
; This program is distributed in the hope that it will be useful,
; but WITHOUT ANY WARRANTY; without even the implied warranty of
; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
; GNU General Public License for more details.
;
; You should have received a copy of the GNU General Public License
; along with this program; if not, write to the Free Software
; Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
; MA 02110-1301, USA.
; This file was customized based upon the output of a2cgen 0.42
;------------------------------------------------------------------------------
; MeP-Integrator will redefine the isa pmacros below to allow the bit widths
; specified below for each ME_MODULE using this coprocessor.
; This coprocessor requires 16 and 32 bit insns.
;------------------------------------------------------------------------------
; begin-isas
(define-pmacro avc2-core-isa () (ISA ext_core1))
(define-pmacro avc2-16-isa () (ISA ext_cop1_16))
(define-pmacro avc2-32-isa () (ISA ext_cop1_32))
(define-pmacro all-avc2-isas () (ISA ext_core1,ext_cop1_16,ext_cop1_32))
; end-isas
(define-pmacro (dncpi xname xcomment xattrs xsyntax xformat xsemantics xtiming)
(dni xname xcomment (.splice (.unsplice xattrs) avc2-core-isa) xsyntax xformat xsemantics xtiming))
(define-pmacro (dn16i xname xcomment xattrs xsyntax xformat xsemantics xtiming)
(dni xname xcomment (.splice (.unsplice xattrs) avc2-16-isa) xsyntax xformat xsemantics xtiming))
(define-pmacro (dn32i xname xcomment xattrs xsyntax xformat xsemantics xtiming)
(dni xname xcomment (.splice (.unsplice xattrs) avc2-32-isa) xsyntax xformat xsemantics xtiming))
; register definitions
; ---------------------
; NOTE: This exists solely for the purpose of providing the proper register names for this coprocessor.
; GDB will use the hardware table generated from this declaration. The operands use h-cr
; from mep-core.cpu so that SID's semantic trace will be consistent between
; the core and the coprocessor but use parse/print handlers which reference the hardware table
; generated from this declarations
(define-hardware
(name h-cr-avc2)
(comment "32-bit coprocessor registers for avc2 coprocessor")
(attrs VIRTUAL all-avc2-isas)
(type register SI (32))
(set (index newval) (c-call VOID "h_cr64_set" index (ext DI newval)))
(get (index) (trunc SI (c-call DI "h_cr64_get" index)))
(indices keyword "$c" (.map -reg-pair (.iota 8)))
)
; NOTE: This exists solely for the purpose of providing the proper register names for this coprocessor.
; GDB will use the hardware table generated from this declaration. The operands use h-ccr
; from mep-core.cpu so that SID's semantic trace will be consistent between
; the core and the coprocessor but use parse/print handlers which reference the hardware table
; generated from this declarations
(define-hardware
(name h-ccr-avc2)
(comment "Coprocessor control registers for avc2 coprocessor")
(attrs VIRTUAL all-avc2-isas)
(type register SI (64))
(set (index newval) (c-call VOID "h_ccr_set" index newval))
(get (index) (c-call SI "h_ccr_get" index))
(indices keyword ""
(.splice
($accl1 5) ($acch1 4) ($accl0 3) ($acch0 2) ($CBCR 1) ($csar 0)
($cbcr 1)
(.unsplice (.map -ccr-reg-pair (.iota 6)))
)
)
)
(dnop avc2copCCR5 "Audio Copro Accumulator" (all-avc2-isas) h-ccr 5)
(dnop avc2copCCR4 "Audio Copro Accumulator" (all-avc2-isas) h-ccr 4)
(dnop avc2copCCR3 "Audio Copro Accumulator" (all-avc2-isas) h-ccr 3)
(dnop avc2copCCR2 "Audio Copro Accumulator" (all-avc2-isas) h-ccr 2)
(dnop avc2copCCR1 "Audio Copro Branch Condition Register" (all-avc2-isas) h-ccr 1)
(dnop avc2copCCR0 "Audio Copro Shift-Amount Register" (all-avc2-isas) h-ccr 0)
; instruction field and operand definitions
(dnf f-avc2-v3sub4u0 "sub opecode field" (avc2-32-isa) 0 4)
(dnf f-avc2-v1sub4u0 "sub opecode field" (avc2-16-isa) 0 4)
(dnf f-avc2-v3Rn "register field" (avc2-32-isa) 4 4)
(dnop avc2v3Rn "the operand definition" (avc2-32-isa) h-gpr f-avc2-v3Rn)
(dnf f-avc2-v3CCRn "register field" (avc2-32-isa) 4 4)
(define-full-operand avc2v3CCRn "the operand definition" (avc2-32-isa (CDATA REGNUM)) h-ccr DFLT f-avc2-v3CCRn ((parse "avc2_ccr") (print "avc2_ccr")) () ())
(df f-avc2-v3Imm16s4x24e32-hi "split immediate field hi" (avc2-32-isa) 4 8 INT #f #f)
(df f-avc2-v3Imm16s4x24e32-lo "split immediate field lo" (avc2-32-isa) 24 8 UINT #f #f)
(define-multi-ifield
(name f-avc2-v3Imm16s4x24e32)
(comment "split immediate field")
(attrs avc2-32-isa)
(mode INT)
(subfields f-avc2-v3Imm16s4x24e32-hi f-avc2-v3Imm16s4x24e32-lo)
(insert (sequence ()
(set (ifield f-avc2-v3Imm16s4x24e32-hi) (sra INT (ifield f-avc2-v3Imm16s4x24e32) 8))
(set (ifield f-avc2-v3Imm16s4x24e32-lo) (and (ifield f-avc2-v3Imm16s4x24e32) #xff))))
(extract (set (ifield f-avc2-v3Imm16s4x24e32)
(or (sll (ifield f-avc2-v3Imm16s4x24e32-hi) 8) (ifield f-avc2-v3Imm16s4x24e32-lo))))
)
(dnop avc2v3Imm16s4x24e32 "the operand definition" (avc2-32-isa) h-sint f-avc2-v3Imm16s4x24e32)
(dnf f-avc2-v3CRn "register field" (avc2-32-isa) 4 4)
(define-full-operand avc2v3CRn "the operand definition" (avc2-32-isa) h-cr DFLT f-avc2-v3CRn ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-v1CRq "register field" (avc2-16-isa) 4 4)
(define-full-operand avc2v1CRq "the operand definition" (avc2-16-isa) h-cr DFLT f-avc2-v1CRq ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-v1sub4u4 "sub opecode field" (avc2-16-isa) 4 4)
(dnf f-avc2-c3Rn "register field" (avc2-core-isa) 4 4)
(dnop avc2c3Rn "the operand definition" (avc2-core-isa) h-gpr f-avc2-c3Rn)
(dnf f-avc2-c3CCRn "register field" (avc2-core-isa) 4 4)
(define-full-operand avc2c3CCRn "the operand definition" (avc2-core-isa (CDATA REGNUM)) h-ccr DFLT f-avc2-c3CCRn ((parse "avc2_ccr") (print "avc2_ccr")) () ())
(df f-avc2-c3Imm16s4x24e32-hi "split immediate field hi" (avc2-core-isa) 4 8 INT #f #f)
(df f-avc2-c3Imm16s4x24e32-lo "split immediate field lo" (avc2-core-isa) 24 8 UINT #f #f)
(define-multi-ifield
(name f-avc2-c3Imm16s4x24e32)
(comment "split immediate field")
(attrs avc2-core-isa)
(mode INT)
(subfields f-avc2-c3Imm16s4x24e32-hi f-avc2-c3Imm16s4x24e32-lo)
(insert (sequence ()
(set (ifield f-avc2-c3Imm16s4x24e32-hi) (sra INT (ifield f-avc2-c3Imm16s4x24e32) 8))
(set (ifield f-avc2-c3Imm16s4x24e32-lo) (and (ifield f-avc2-c3Imm16s4x24e32) #xff))))
(extract (set (ifield f-avc2-c3Imm16s4x24e32)
(or (sll (ifield f-avc2-c3Imm16s4x24e32-hi) 8) (ifield f-avc2-c3Imm16s4x24e32-lo))))
)
(dnop avc2c3Imm16s4x24e32 "the operand definition" (avc2-core-isa) h-sint f-avc2-c3Imm16s4x24e32)
(dnf f-avc2-c3CRn "register field" (avc2-core-isa) 4 4)
(define-full-operand avc2c3CRn "the operand definition" (avc2-core-isa) h-cr DFLT f-avc2-c3CRn ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-c3sub4u4 "sub opecode field" (avc2-core-isa) 4 4)
(dnf f-avc2-v3Rm "register field" (avc2-32-isa) 8 4)
(dnop avc2v3Rm "the operand definition" (avc2-32-isa) h-gpr f-avc2-v3Rm)
(df f-avc2-v1Imm6u8 "immediate field" (avc2-16-isa) 8 6 UINT #f #f)
(dnop avc2v1Imm6u8 "the operand definition" (avc2-16-isa) h-uint f-avc2-v1Imm6u8)
(df f-avc2-v1Imm5u8 "immediate field" (avc2-16-isa) 8 5 UINT #f #f)
(dnop avc2v1Imm5u8 "the operand definition" (avc2-16-isa) h-uint f-avc2-v1Imm5u8)
(df f-avc2-v1Imm6s8 "immediate field" (avc2-16-isa) 8 6 INT #f #f)
(dnop avc2v1Imm6s8 "the operand definition" (avc2-16-isa) h-sint f-avc2-v1Imm6s8)
(df f-avc2-v1Imm8s8 "immediate field" (avc2-16-isa) 8 8 INT #f #f)
(dnop avc2v1Imm8s8 "the operand definition" (avc2-16-isa) h-sint f-avc2-v1Imm8s8)
(dnf f-avc2-v1CRp "register field" (avc2-16-isa) 8 4)
(define-full-operand avc2v1CRp "the operand definition" (avc2-16-isa) h-cr DFLT f-avc2-v1CRp ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-v1sub4u8 "sub opecode field" (avc2-16-isa) 8 4)
(dnf f-avc2-c3Rm "register field" (avc2-core-isa) 8 4)
(dnop avc2c3Rm "the operand definition" (avc2-core-isa) h-gpr f-avc2-c3Rm)
(dnf f-avc2-c3sub4u8 "sub opecode field" (avc2-core-isa) 8 4)
(dnf f-avc2-v3sub4u12 "sub opecode field" (avc2-32-isa) 12 4)
(dnf f-avc2-v1CRo "register field" (avc2-16-isa) 12 4)
(define-full-operand avc2v1CRo "the operand definition" (avc2-16-isa) h-cr DFLT f-avc2-v1CRo ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-v1sub4u12 "sub opecode field" (avc2-16-isa) 12 4)
(dnf f-avc2-v1sub3u13 "sub opecode field" (avc2-16-isa) 13 3)
(dnf f-avc2-v1sub2u14 "sub opecode field" (avc2-16-isa) 14 2)
(dnf f-avc2-v3sub4u16 "sub opecode field" (avc2-32-isa) 16 4)
(dnf f-avc2-c3sub4u16 "sub opecode field" (avc2-core-isa) 16 4)
(dnf f-avc2-v3CRq "register field" (avc2-32-isa) 20 4)
(define-full-operand avc2v3CRq "the operand definition" (avc2-32-isa) h-cr DFLT f-avc2-v3CRq ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-v3sub4u20 "sub opecode field" (avc2-32-isa) 20 4)
(dnf f-avc2-c3CRq "register field" (avc2-core-isa) 20 4)
(define-full-operand avc2c3CRq "the operand definition" (avc2-core-isa) h-cr DFLT f-avc2-c3CRq ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-c3sub4u20 "sub opecode field" (avc2-core-isa) 20 4)
(dnf f-avc2-v3sub4u24 "sub opecode field" (avc2-32-isa) 24 4)
(df f-avc2-c3Imm6u24 "immediate field" (avc2-core-isa) 24 6 UINT #f #f)
(dnop avc2c3Imm6u24 "the operand definition" (avc2-core-isa) h-uint f-avc2-c3Imm6u24)
(df f-avc2-c3Imm5u24 "immediate field" (avc2-core-isa) 24 5 UINT #f #f)
(dnop avc2c3Imm5u24 "the operand definition" (avc2-core-isa) h-uint f-avc2-c3Imm5u24)
(df f-avc2-c3Imm6s24 "immediate field" (avc2-core-isa) 24 6 INT #f #f)
(dnop avc2c3Imm6s24 "the operand definition" (avc2-core-isa) h-sint f-avc2-c3Imm6s24)
(dnf f-avc2-c3CRp "register field" (avc2-core-isa) 24 4)
(define-full-operand avc2c3CRp "the operand definition" (avc2-core-isa) h-cr DFLT f-avc2-c3CRp ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-c3sub4u24 "sub opecode field" (avc2-core-isa) 24 4)
(dnf f-avc2-v3sub4u28 "sub opecode field" (avc2-32-isa) 28 4)
(dnf f-avc2-c3CRo "register field" (avc2-core-isa) 28 4)
(define-full-operand avc2c3CRo "the operand definition" (avc2-core-isa) h-cr DFLT f-avc2-c3CRo ((parse "avc2_cr") (print "avc2_cr")) () ())
(dnf f-avc2-c3sub4u28 "sub opecode field" (avc2-core-isa) 28 4)
(dnf f-avc2-c3sub3u29 "sub opecode field" (avc2-core-isa) 29 3)
(dnf f-avc2-c3sub2u30 "sub opecode field" (avc2-core-isa) 30 2)
; instruction definitions
(dncpi cnop_avc2_c3 "cnop" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cnop"))
"cnop"
(+ MAJ_15 (f-sub4 7) (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(c-call "check_option_cp" pc)
())
(dncpi cmov1_avc2_c3 "cmov1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmov1"))
"cmov $avc2c3CRn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3CRn avc2c3Rm (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xf))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRn avc2c3Rm)
)
())
(dncpi cmov2_avc2_c3 "cmov2" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmov2"))
"cmov $avc2c3Rm,$avc2c3CRn"
(+ MAJ_15 (f-sub4 7) avc2c3Rm avc2c3CRn (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xf))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3Rm avc2c3CRn)
)
())
(dncpi cmovi_avc2_c3 "cmovi" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmovi"))
"cmovi $avc2c3CRq,$avc2c3Imm16s4x24e32"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm16s4x24e32 (f-avc2-c3sub4u16 #xe))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (ext SI avc2c3Imm16s4x24e32))
)
())
(dncpi cmovc1_avc2_c3 "cmovc1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmovc1"))
"cmovc $avc2c3CCRn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3CCRn avc2c3Rm (f-avc2-c3sub4u28 #x2) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xf))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CCRn avc2c3Rm)
)
())
(dncpi cmovc2_avc2_c3 "cmovc2" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmovc2"))
"cmovc $avc2c3Rm,$avc2c3CCRn"
(+ MAJ_15 (f-sub4 7) avc2c3Rm avc2c3CCRn (f-avc2-c3sub4u28 #x3) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xf))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3Rm avc2c3CCRn)
)
())
(dncpi cmov_avc2_c3 "cmov" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmov"))
"cmov $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x3) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq avc2c3CRp)
)
())
(dncpi cadd3_avc2_c3 "cadd3" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cadd3"))
"cadd3 $avc2c3CRo,$avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRo avc2c3CRq avc2c3CRp (f-avc2-c3sub4u16 #x3) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRo (add avc2c3CRq avc2c3CRp))
)
())
(dncpi caddi_avc2_c3 "caddi" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "caddi"))
"caddi $avc2c3CRq,$avc2c3Imm6s24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm6s24 (f-avc2-c3sub2u30 #x0) (f-avc2-c3sub4u16 #x1) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (add avc2c3CRq (ext SI avc2c3Imm6s24)))
)
())
(dncpi csub_avc2_c3 "csub" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csub"))
"csub $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x2) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (sub avc2c3CRq avc2c3CRp))
)
())
(dncpi cneg_avc2_c3 "cneg" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cneg"))
"cneg $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (neg avc2c3CRp))
)
())
(dncpi cextb_avc2_c3 "cextb" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cextb"))
"cextb $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x9) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (ext SI (and QI (srl avc2c3CRq 0) #xff)))
)
())
(dncpi cexth_avc2_c3 "cexth" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cexth"))
"cexth $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x9) (f-avc2-c3sub4u24 #x2) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (ext SI (and HI (srl avc2c3CRq 0) #xffff)))
)
())
(dncpi cextub_avc2_c3 "cextub" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cextub"))
"cextub $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x9) (f-avc2-c3sub4u24 #x8) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (zext SI (and QI (srl avc2c3CRq 0) #xff)))
)
())
(dncpi cextuh_avc2_c3 "cextuh" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cextuh"))
"cextuh $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x9) (f-avc2-c3sub4u24 #xa) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (zext SI (and HI (srl avc2c3CRq 0) #xffff)))
)
())
(dncpi cscltz_avc2_c3 "cscltz" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cscltz"))
"cscltz $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #xa) (f-avc2-c3sub4u24 #xa) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(if (lt (ext SI avc2c3CRq) (ext SI 0)) (set avc2copCCR1 (or (sll (srl avc2copCCR1 1) 1) (srl (sll (zext SI 1) 31) 31)))
(set avc2copCCR1 (or (sll (srl avc2copCCR1 1) 1) (srl (sll (zext SI 0) 31) 31)))
)
)
())
(dncpi cldz_avc2_c3 "cldz" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cldz"))
"cldz $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(if (and avc2c3CRp #x80000000) (set avc2c3CRq 0)
(if (and avc2c3CRp #x40000000) (set avc2c3CRq 1)
(if (and avc2c3CRp #x20000000) (set avc2c3CRq 2)
(if (and avc2c3CRp #x10000000) (set avc2c3CRq 3)
(if (and avc2c3CRp #x8000000) (set avc2c3CRq 4)
(if (and avc2c3CRp #x4000000) (set avc2c3CRq 5)
(if (and avc2c3CRp #x2000000) (set avc2c3CRq 6)
(if (and avc2c3CRp #x1000000) (set avc2c3CRq 7)
(if (and avc2c3CRp #x800000) (set avc2c3CRq 8)
(if (and avc2c3CRp #x400000) (set avc2c3CRq 9)
(if (and avc2c3CRp #x200000) (set avc2c3CRq 10)
(if (and avc2c3CRp #x100000) (set avc2c3CRq 11)
(if (and avc2c3CRp #x80000) (set avc2c3CRq 12)
(if (and avc2c3CRp #x40000) (set avc2c3CRq 13)
(if (and avc2c3CRp #x20000) (set avc2c3CRq 14)
(if (and avc2c3CRp #x10000) (set avc2c3CRq 15)
(if (and avc2c3CRp #x8000) (set avc2c3CRq 16)
(if (and avc2c3CRp #x4000) (set avc2c3CRq 17)
(if (and avc2c3CRp #x2000) (set avc2c3CRq 18)
(if (and avc2c3CRp #x1000) (set avc2c3CRq 19)
(if (and avc2c3CRp #x800) (set avc2c3CRq 20)
(if (and avc2c3CRp #x400) (set avc2c3CRq 21)
(if (and avc2c3CRp #x200) (set avc2c3CRq 22)
(if (and avc2c3CRp #x100) (set avc2c3CRq 23)
(if (and avc2c3CRp #x80) (set avc2c3CRq 24)
(if (and avc2c3CRp #x40) (set avc2c3CRq 25)
(if (and avc2c3CRp #x20) (set avc2c3CRq 26)
(if (and avc2c3CRp #x10) (set avc2c3CRq 27)
(if (and avc2c3CRp #x8) (set avc2c3CRq 28)
(if (and avc2c3CRp #x4) (set avc2c3CRq 29)
(if (and avc2c3CRp #x2) (set avc2c3CRq 30)
(if (and avc2c3CRp #x1) (set avc2c3CRq 31)
(set avc2c3CRq 32)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
())
(dncpi cabs_avc2_c3 "cabs" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cabs"))
"cabs $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x3) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (abs (ext SI (subword SI (sub avc2c3CRq avc2c3CRp) 1))))
)
())
(dncpi cad1s_avc2_c3 "cad1s" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cad1s"))
"cad1s $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((SI tmp0)) (c-call "check_option_cp" pc)
(set tmp0 (subword SI (add avc2c3CRq avc2c3CRp) 1))
(set avc2c3CRq (sra tmp0 1))
)
())
(dncpi csb1s_avc2_c3 "csb1s" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csb1s"))
"csb1s $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x2) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((SI tmp0)) (c-call "check_option_cp" pc)
(set tmp0 (subword SI (sub avc2c3CRq avc2c3CRp) 1))
(set avc2c3CRq (sra tmp0 1))
)
())
(dncpi cmin_avc2_c3 "cmin" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmin"))
"cmin $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x8) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(if (lt (ext SI avc2c3CRq) (ext SI avc2c3CRp)) (set avc2c3CRq avc2c3CRq)
(set avc2c3CRq avc2c3CRp)
)
)
())
(dncpi cmax_avc2_c3 "cmax" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmax"))
"cmax $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x9) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(if (gt (ext SI avc2c3CRq) (ext SI avc2c3CRp)) (set avc2c3CRq avc2c3CRq)
(set avc2c3CRq avc2c3CRp)
)
)
())
(dncpi cminu_avc2_c3 "cminu" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cminu"))
"cminu $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xa) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(if (ltu (zext SI avc2c3CRq) (zext SI avc2c3CRp)) (set avc2c3CRq avc2c3CRq)
(set avc2c3CRq avc2c3CRp)
)
)
())
(dncpi cmaxu_avc2_c3 "cmaxu" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmaxu"))
"cmaxu $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xb) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(if (gtu (zext SI avc2c3CRq) (zext SI avc2c3CRp)) (set avc2c3CRq avc2c3CRq)
(set avc2c3CRq avc2c3CRp)
)
)
())
(dncpi cclipi_avc2_c3 "cclipi" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cclipi"))
"cclipi $avc2c3CRq,$avc2c3Imm5u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm5u24 (f-avc2-c3sub3u29 #x4) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((SI tmp1)(SI tmp0)) (c-call "check_option_cp" pc)
(if (eq (zext SI avc2c3Imm5u24) (ext SI 0)) (set avc2c3CRq 0)
(sequence() (set tmp0 (sll 1 (sub avc2c3Imm5u24 1)))
(set tmp1 (sub tmp0 1))
(if (gt (ext SI avc2c3CRq) (ext SI tmp1)) (set avc2c3CRq tmp1)
(if (lt (ext SI avc2c3CRq) (ext SI (neg tmp0))) (set avc2c3CRq (neg tmp0))
(set avc2c3CRq avc2c3CRq)
)
)
)
)
)
())
(dncpi cclipiu_avc2_c3 "cclipiu" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cclipiu"))
"cclipiu $avc2c3CRq,$avc2c3Imm5u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm5u24 (f-avc2-c3sub3u29 #x5) (f-avc2-c3sub4u16 #x5) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((SI tmp0)(SI tmp1)) (c-call "check_option_cp" pc)
(if (eq (zext SI avc2c3Imm5u24) (ext SI 0)) (set avc2c3CRq 0)
(sequence() (set tmp0 (sub (sll 1 avc2c3Imm5u24) 1))
(if (gtu (ext SI avc2c3CRq) (zext SI tmp0)) (set avc2c3CRq tmp0)
(if (lt (ext SI avc2c3CRq) (ext SI 0)) (set avc2c3CRq 0)
(set avc2c3CRq avc2c3CRq)
)
)
)
)
)
())
(dncpi cor_avc2_c3 "cor" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cor"))
"cor $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x4) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (or avc2c3CRq avc2c3CRp))
)
())
(dncpi cand_avc2_c3 "cand" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cand"))
"cand $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x5) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (and avc2c3CRq avc2c3CRp))
)
())
(dncpi cxor_avc2_c3 "cxor" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cxor"))
"cxor $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x6) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (xor avc2c3CRq avc2c3CRp))
)
())
(dncpi cnor_avc2_c3 "cnor" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cnor"))
"cnor $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x7) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (inv (or avc2c3CRq avc2c3CRp)))
)
())
(dncpi csra_avc2_c3 "csra" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csra"))
"csra $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xc) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (sra avc2c3CRq (and QI (srl avc2c3CRp 0) #x1f)))
)
())
(dncpi csrl_avc2_c3 "csrl" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csrl"))
"csrl $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xd) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (srl avc2c3CRq (and QI (srl avc2c3CRp 0) #x1f)))
)
())
(dncpi csll_avc2_c3 "csll" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csll"))
"csll $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xe) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (sll avc2c3CRq (and QI (srl avc2c3CRp 0) #x1f)))
)
())
(dncpi csrai_avc2_c3 "csrai" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csrai"))
"csrai $avc2c3CRq,$avc2c3Imm5u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm5u24 (f-avc2-c3sub3u29 #x2) (f-avc2-c3sub4u16 #x1) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (sra avc2c3CRq avc2c3Imm5u24))
)
())
(dncpi csrli_avc2_c3 "csrli" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csrli"))
"csrli $avc2c3CRq,$avc2c3Imm5u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm5u24 (f-avc2-c3sub3u29 #x3) (f-avc2-c3sub4u16 #x1) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (srl avc2c3CRq avc2c3Imm5u24))
)
())
(dncpi cslli_avc2_c3 "cslli" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cslli"))
"cslli $avc2c3CRq,$avc2c3Imm5u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm5u24 (f-avc2-c3sub3u29 #x6) (f-avc2-c3sub4u16 #x1) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (sll avc2c3CRq avc2c3Imm5u24))
)
())
(dncpi cfsft_avc2_c3 "cfsft" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cfsft"))
"cfsft $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xf) (f-avc2-c3sub4u16 #x0) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (subword SI (sll (or (sll (zext DI avc2c3CRq) 32) (zext DI avc2c3CRp)) (and QI (srl avc2copCCR0 0) #x3f)) 0))
)
())
(dncpi cfsfta0_avc2_c3 "cfsfta0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cfsfta0"))
"cfsfta0 $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x7) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x1) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (subword SI (sll (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (and QI (srl avc2copCCR0 0) #x3f)) 0))
)
())
(dncpi cfsfta1_avc2_c3 "cfsfta1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cfsfta1"))
"cfsfta1 $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #xf) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x1) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence() (c-call "check_option_cp" pc)
(set avc2c3CRq (subword SI (sll (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (and QI (srl avc2copCCR0 0) #x3f)) 0))
)
())
(dncpi cmula0_avc2_c3 "cmula0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmula0"))
"cmula0 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat0)) (c-call "check_option_cp" pc)
(set concat0 (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp)))
(set avc2copCCR2 (subword SI concat0 0))
(set avc2copCCR3 (subword SI concat0 1))
)
())
(dncpi cmulua0_avc2_c3 "cmulua0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmulua0"))
"cmulua0 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat1)) (c-call "check_option_cp" pc)
(set concat1 (mul (zext DI avc2c3CRq) (zext DI avc2c3CRp)))
(set avc2copCCR2 (subword SI concat1 0))
(set avc2copCCR3 (subword SI concat1 1))
)
())
(dncpi cnmula0_avc2_c3 "cnmula0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cnmula0"))
"cnmula0 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x2) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat2)) (c-call "check_option_cp" pc)
(set concat2 (neg (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp))))
(set avc2copCCR2 (subword SI concat2 0))
(set avc2copCCR3 (subword SI concat2 1))
)
())
(dncpi cmada0_avc2_c3 "cmada0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmada0"))
"cmada0 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x4) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat3)) (c-call "check_option_cp" pc)
(set concat3 (add (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp))))
(set avc2copCCR2 (subword SI concat3 0))
(set avc2copCCR3 (subword SI concat3 1))
)
())
(dncpi cmadua0_avc2_c3 "cmadua0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmadua0"))
"cmadua0 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x5) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat4)) (c-call "check_option_cp" pc)
(set concat4 (add (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (zext DI avc2c3CRq) (zext DI avc2c3CRp))))
(set avc2copCCR2 (subword SI concat4 0))
(set avc2copCCR3 (subword SI concat4 1))
)
())
(dncpi cmsba0_avc2_c3 "cmsba0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmsba0"))
"cmsba0 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x6) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat5)) (c-call "check_option_cp" pc)
(set concat5 (sub (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp))))
(set avc2copCCR2 (subword SI concat5 0))
(set avc2copCCR3 (subword SI concat5 1))
)
())
(dncpi cmsbua0_avc2_c3 "cmsbua0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmsbua0"))
"cmsbua0 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x7) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat6)) (c-call "check_option_cp" pc)
(set concat6 (sub (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (zext DI avc2c3CRq) (zext DI avc2c3CRp))))
(set avc2copCCR2 (subword SI concat6 0))
(set avc2copCCR3 (subword SI concat6 1))
)
())
(dncpi cmula1_avc2_c3 "cmula1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmula1"))
"cmula1 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x8) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat7)) (c-call "check_option_cp" pc)
(set concat7 (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp)))
(set avc2copCCR4 (subword SI concat7 0))
(set avc2copCCR5 (subword SI concat7 1))
)
())
(dncpi cmulua1_avc2_c3 "cmulua1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmulua1"))
"cmulua1 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #x9) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat8)) (c-call "check_option_cp" pc)
(set concat8 (mul (zext DI avc2c3CRq) (zext DI avc2c3CRp)))
(set avc2copCCR4 (subword SI concat8 0))
(set avc2copCCR5 (subword SI concat8 1))
)
())
(dncpi cnmula1_avc2_c3 "cnmula1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cnmula1"))
"cnmula1 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xa) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat9)) (c-call "check_option_cp" pc)
(set concat9 (neg (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp))))
(set avc2copCCR4 (subword SI concat9 0))
(set avc2copCCR5 (subword SI concat9 1))
)
())
(dncpi cmada1_avc2_c3 "cmada1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmada1"))
"cmada1 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xc) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat10)) (c-call "check_option_cp" pc)
(set concat10 (add (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp))))
(set avc2copCCR4 (subword SI concat10 0))
(set avc2copCCR5 (subword SI concat10 1))
)
())
(dncpi cmadua1_avc2_c3 "cmadua1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmadua1"))
"cmadua1 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xd) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat11)) (c-call "check_option_cp" pc)
(set concat11 (add (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (zext DI avc2c3CRq) (zext DI avc2c3CRp))))
(set avc2copCCR4 (subword SI concat11 0))
(set avc2copCCR5 (subword SI concat11 1))
)
())
(dncpi cmsba1_avc2_c3 "cmsba1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmsba1"))
"cmsba1 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xe) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat12)) (c-call "check_option_cp" pc)
(set concat12 (sub (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (ext DI avc2c3CRq) (ext DI avc2c3CRp))))
(set avc2copCCR4 (subword SI concat12 0))
(set avc2copCCR5 (subword SI concat12 1))
)
())
(dncpi cmsbua1_avc2_c3 "cmsbua1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmsbua1"))
"cmsbua1 $avc2c3CRq,$avc2c3CRp"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3CRp (f-avc2-c3sub4u28 #xf) (f-avc2-c3sub4u16 #x4) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat13)) (c-call "check_option_cp" pc)
(set concat13 (sub (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (zext DI avc2c3CRq) (zext DI avc2c3CRp))))
(set avc2copCCR4 (subword SI concat13 0))
(set avc2copCCR5 (subword SI concat13 1))
)
())
(dncpi xmula0_avc2_c3 "xmula0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmula0"))
"xmula0 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat14)) (c-call "check_option_cp" pc)
(set concat14 (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm)))
(set avc2copCCR2 (subword SI concat14 0))
(set avc2copCCR3 (subword SI concat14 1))
)
())
(dncpi xmulua0_avc2_c3 "xmulua0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmulua0"))
"xmulua0 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat15)) (c-call "check_option_cp" pc)
(set concat15 (mul (zext DI avc2c3Rn) (zext DI avc2c3Rm)))
(set avc2copCCR2 (subword SI concat15 0))
(set avc2copCCR3 (subword SI concat15 1))
)
())
(dncpi xnmula0_avc2_c3 "xnmula0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xnmula0"))
"xnmula0 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x2) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat16)) (c-call "check_option_cp" pc)
(set concat16 (neg (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm))))
(set avc2copCCR2 (subword SI concat16 0))
(set avc2copCCR3 (subword SI concat16 1))
)
())
(dncpi xmada0_avc2_c3 "xmada0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmada0"))
"xmada0 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x4) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat17)) (c-call "check_option_cp" pc)
(set concat17 (add (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm))))
(set avc2copCCR2 (subword SI concat17 0))
(set avc2copCCR3 (subword SI concat17 1))
)
())
(dncpi xmadua0_avc2_c3 "xmadua0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmadua0"))
"xmadua0 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x5) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat18)) (c-call "check_option_cp" pc)
(set concat18 (add (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (zext DI avc2c3Rn) (zext DI avc2c3Rm))))
(set avc2copCCR2 (subword SI concat18 0))
(set avc2copCCR3 (subword SI concat18 1))
)
())
(dncpi xmsba0_avc2_c3 "xmsba0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmsba0"))
"xmsba0 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x6) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat19)) (c-call "check_option_cp" pc)
(set concat19 (sub (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm))))
(set avc2copCCR2 (subword SI concat19 0))
(set avc2copCCR3 (subword SI concat19 1))
)
())
(dncpi xmsbua0_avc2_c3 "xmsbua0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmsbua0"))
"xmsbua0 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x7) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat20)) (c-call "check_option_cp" pc)
(set concat20 (sub (or (sll (zext DI (zext SI avc2copCCR2)) 32) (zext DI avc2copCCR3)) (mul (zext DI avc2c3Rn) (zext DI avc2c3Rm))))
(set avc2copCCR2 (subword SI concat20 0))
(set avc2copCCR3 (subword SI concat20 1))
)
())
(dncpi xmula1_avc2_c3 "xmula1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmula1"))
"xmula1 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x8) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat21)) (c-call "check_option_cp" pc)
(set concat21 (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm)))
(set avc2copCCR4 (subword SI concat21 0))
(set avc2copCCR5 (subword SI concat21 1))
)
())
(dncpi xmulua1_avc2_c3 "xmulua1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmulua1"))
"xmulua1 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #x9) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat22)) (c-call "check_option_cp" pc)
(set concat22 (mul (zext DI avc2c3Rn) (zext DI avc2c3Rm)))
(set avc2copCCR4 (subword SI concat22 0))
(set avc2copCCR5 (subword SI concat22 1))
)
())
(dncpi xnmula1_avc2_c3 "xnmula1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xnmula1"))
"xnmula1 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #xa) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat23)) (c-call "check_option_cp" pc)
(set concat23 (neg (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm))))
(set avc2copCCR4 (subword SI concat23 0))
(set avc2copCCR5 (subword SI concat23 1))
)
())
(dncpi xmada1_avc2_c3 "xmada1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmada1"))
"xmada1 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #xc) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat24)) (c-call "check_option_cp" pc)
(set concat24 (add (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm))))
(set avc2copCCR4 (subword SI concat24 0))
(set avc2copCCR5 (subword SI concat24 1))
)
())
(dncpi xmadua1_avc2_c3 "xmadua1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmadua1"))
"xmadua1 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #xd) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat25)) (c-call "check_option_cp" pc)
(set concat25 (add (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (zext DI avc2c3Rn) (zext DI avc2c3Rm))))
(set avc2copCCR4 (subword SI concat25 0))
(set avc2copCCR5 (subword SI concat25 1))
)
())
(dncpi xmsba1_avc2_c3 "xmsba1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmsba1"))
"xmsba1 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #xe) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat26)) (c-call "check_option_cp" pc)
(set concat26 (sub (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (ext DI avc2c3Rn) (ext DI avc2c3Rm))))
(set avc2copCCR4 (subword SI concat26 0))
(set avc2copCCR5 (subword SI concat26 1))
)
())
(dncpi xmsbua1_avc2_c3 "xmsbua1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "xmsbua1"))
"xmsbua1 $avc2c3Rn,$avc2c3Rm"
(+ MAJ_15 (f-sub4 7) avc2c3Rn avc2c3Rm (f-avc2-c3sub4u28 #xf) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #xc))
(sequence((DI concat27)) (c-call "check_option_cp" pc)
(set concat27 (sub (or (sll (zext DI (zext SI avc2copCCR4)) 32) (zext DI avc2copCCR5)) (mul (zext DI avc2c3Rn) (zext DI avc2c3Rm))))
(set avc2copCCR4 (subword SI concat27 0))
(set avc2copCCR5 (subword SI concat27 1))
)
())
(dncpi cclipa0_avc2_c3 "cclipa0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cclipa0"))
"cclipa0 $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x6) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI tmp_rslt)(DI min)(DI max)) (c-call "check_option_cp" pc)
(set max #x000000007FFFFFFF)
(set min #xFFFFFFFF80000000)
(if (gt (ext DI (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3))) (ext DI max)) (set tmp_rslt max)
(if (lt (ext DI (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3))) (ext DI min)) (set tmp_rslt min)
(set tmp_rslt (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)))
)
)
(set avc2c3CRq (subword SI tmp_rslt 1))
)
())
(dncpi cclipa1_avc2_c3 "cclipa1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cclipa1"))
"cclipa1 $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x6) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI tmp_rslt)(DI min)(DI max)) (c-call "check_option_cp" pc)
(set max #x000000007FFFFFFF)
(set min #xFFFFFFFF80000000)
(if (gt (ext DI (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5))) (ext DI max)) (set tmp_rslt max)
(if (lt (ext DI (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5))) (ext DI min)) (set tmp_rslt min)
(set tmp_rslt (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)))
)
)
(set avc2c3CRq (subword SI tmp_rslt 1))
)
())
(dncpi cmvsla0i_avc2_c3 "cmvsla0i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmvsla0i"))
"cmvsla0i $avc2c3CRq,$avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm6u24 (f-avc2-c3sub2u30 #x2) (f-avc2-c3sub4u16 #xb) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat28)) (c-call "check_option_cp" pc)
(set concat28 (sll (ext DI avc2c3CRq) avc2c3Imm6u24))
(set avc2copCCR2 (subword SI concat28 0))
(set avc2copCCR3 (subword SI concat28 1))
)
())
(dncpi cmvsra0i_avc2_c3 "cmvsra0i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmvsra0i"))
"cmvsra0i $avc2c3CRq,$avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm6u24 (f-avc2-c3sub2u30 #x0) (f-avc2-c3sub4u16 #xb) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat29)) (c-call "check_option_cp" pc)
(set concat29 (sra (ext DI avc2c3CRq) avc2c3Imm6u24))
(set avc2copCCR2 (subword SI concat29 0))
(set avc2copCCR3 (subword SI concat29 1))
)
())
(dncpi cmvsla1i_avc2_c3 "cmvsla1i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmvsla1i"))
"cmvsla1i $avc2c3CRq,$avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm6u24 (f-avc2-c3sub2u30 #x3) (f-avc2-c3sub4u16 #xb) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat30)) (c-call "check_option_cp" pc)
(set concat30 (sll (ext DI avc2c3CRq) avc2c3Imm6u24))
(set avc2copCCR4 (subword SI concat30 0))
(set avc2copCCR5 (subword SI concat30 1))
)
())
(dncpi cmvsra1i_avc2_c3 "cmvsra1i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cmvsra1i"))
"cmvsra1i $avc2c3CRq,$avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3CRq avc2c3Imm6u24 (f-avc2-c3sub2u30 #x1) (f-avc2-c3sub4u16 #xb) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat31)) (c-call "check_option_cp" pc)
(set concat31 (sra (ext DI avc2c3CRq) avc2c3Imm6u24))
(set avc2copCCR4 (subword SI concat31 0))
(set avc2copCCR5 (subword SI concat31 1))
)
())
(dncpi csraa0i_avc2_c3 "csraa0i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csraa0i"))
"csraa0i $avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3Imm6u24 (f-avc2-c3sub2u30 #x0) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat32)) (c-call "check_option_cp" pc)
(set concat32 (sra (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) avc2c3Imm6u24))
(set avc2copCCR2 (subword SI concat32 0))
(set avc2copCCR3 (subword SI concat32 1))
)
())
(dncpi csraa1i_avc2_c3 "csraa1i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csraa1i"))
"csraa1i $avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3Imm6u24 (f-avc2-c3sub2u30 #x1) (f-avc2-c3sub4u20 #x0) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat33)) (c-call "check_option_cp" pc)
(set concat33 (sra (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)) avc2c3Imm6u24))
(set avc2copCCR4 (subword SI concat33 0))
(set avc2copCCR5 (subword SI concat33 1))
)
())
(dncpi csrla0i_avc2_c3 "csrla0i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csrla0i"))
"csrla0i $avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3Imm6u24 (f-avc2-c3sub2u30 #x0) (f-avc2-c3sub4u20 #x1) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat34)) (c-call "check_option_cp" pc)
(set concat34 (srl (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) avc2c3Imm6u24))
(set avc2copCCR2 (subword SI concat34 0))
(set avc2copCCR3 (subword SI concat34 1))
)
())
(dncpi csrla1i_avc2_c3 "csrla1i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csrla1i"))
"csrla1i $avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3Imm6u24 (f-avc2-c3sub2u30 #x1) (f-avc2-c3sub4u20 #x1) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat35)) (c-call "check_option_cp" pc)
(set concat35 (srl (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)) avc2c3Imm6u24))
(set avc2copCCR4 (subword SI concat35 0))
(set avc2copCCR5 (subword SI concat35 1))
)
())
(dncpi cslla0i_avc2_c3 "cslla0i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cslla0i"))
"cslla0i $avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3Imm6u24 (f-avc2-c3sub2u30 #x0) (f-avc2-c3sub4u20 #x3) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat36)) (c-call "check_option_cp" pc)
(set concat36 (sll (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) avc2c3Imm6u24))
(set avc2copCCR2 (subword SI concat36 0))
(set avc2copCCR3 (subword SI concat36 1))
)
())
(dncpi cslla1i_avc2_c3 "cslla1i" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cslla1i"))
"cslla1i $avc2c3Imm6u24"
(+ MAJ_15 (f-sub4 7) avc2c3Imm6u24 (f-avc2-c3sub2u30 #x1) (f-avc2-c3sub4u20 #x3) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat37)) (c-call "check_option_cp" pc)
(set concat37 (sll (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)) avc2c3Imm6u24))
(set avc2copCCR4 (subword SI concat37 0))
(set avc2copCCR5 (subword SI concat37 1))
)
())
(dncpi csraa0_avc2_c3 "csraa0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csraa0"))
"csraa0"
(+ MAJ_15 (f-sub4 7) (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #xc) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat38)) (c-call "check_option_cp" pc)
(set concat38 (sra (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) (and QI (srl avc2copCCR0 0) #x3f)))
(set avc2copCCR2 (subword SI concat38 0))
(set avc2copCCR3 (subword SI concat38 1))
)
())
(dncpi csraa1_avc2_c3 "csraa1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csraa1"))
"csraa1"
(+ MAJ_15 (f-sub4 7) (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #xc) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat39)) (c-call "check_option_cp" pc)
(set concat39 (sra (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)) (and QI (srl avc2copCCR0 0) #x3f)))
(set avc2copCCR4 (subword SI concat39 0))
(set avc2copCCR5 (subword SI concat39 1))
)
())
(dncpi csrla0_avc2_c3 "csrla0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csrla0"))
"csrla0"
(+ MAJ_15 (f-sub4 7) (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #xd) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat40)) (c-call "check_option_cp" pc)
(set concat40 (srl (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) (and QI (srl avc2copCCR0 0) #x3f)))
(set avc2copCCR2 (subword SI concat40 0))
(set avc2copCCR3 (subword SI concat40 1))
)
())
(dncpi csrla1_avc2_c3 "csrla1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csrla1"))
"csrla1"
(+ MAJ_15 (f-sub4 7) (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #xd) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat41)) (c-call "check_option_cp" pc)
(set concat41 (srl (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)) (and QI (srl avc2copCCR0 0) #x3f)))
(set avc2copCCR4 (subword SI concat41 0))
(set avc2copCCR5 (subword SI concat41 1))
)
())
(dncpi cslla0_avc2_c3 "cslla0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cslla0"))
"cslla0"
(+ MAJ_15 (f-sub4 7) (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #xf) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat42)) (c-call "check_option_cp" pc)
(set concat42 (sll (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) (and QI (srl avc2copCCR0 0) #x3f)))
(set avc2copCCR2 (subword SI concat42 0))
(set avc2copCCR3 (subword SI concat42 1))
)
())
(dncpi cslla1_avc2_c3 "cslla1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cslla1"))
"cslla1"
(+ MAJ_15 (f-sub4 7) (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u20 #xf) (f-avc2-c3sub4u16 #x9) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat43)) (c-call "check_option_cp" pc)
(set concat43 (sll (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)) (and QI (srl avc2copCCR0 0) #x3f)))
(set avc2copCCR4 (subword SI concat43 0))
(set avc2copCCR5 (subword SI concat43 1))
)
())
(dncpi cadda0_avc2_c3 "cadda0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cadda0"))
"cadda0 $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x0) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x8) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat44)) (c-call "check_option_cp" pc)
(set concat44 (add (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) (ext DI avc2c3CRq)))
(set avc2copCCR2 (subword SI concat44 0))
(set avc2copCCR3 (subword SI concat44 1))
)
())
(dncpi cadda1_avc2_c3 "cadda1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "cadda1"))
"cadda1 $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x1) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x8) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat45)) (c-call "check_option_cp" pc)
(set concat45 (add (or (sll (zext DI avc2copCCR4) 32) (zext DI avc2copCCR5)) (ext DI avc2c3CRq)))
(set avc2copCCR4 (subword SI concat45 0))
(set avc2copCCR5 (subword SI concat45 1))
)
())
(dncpi csuba0_avc2_c3 "csuba0" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csuba0"))
"csuba0 $avc2c3CRq"
(+ MAJ_15 (f-sub4 7) avc2c3CRq (f-avc2-c3sub4u28 #x2) (f-avc2-c3sub4u24 #x0) (f-avc2-c3sub4u16 #x8) (f-avc2-c3sub4u8 #x0) (f-avc2-c3sub4u4 #x0))
(sequence((DI concat46)) (c-call "check_option_cp" pc)
(set concat46 (sub (or (sll (zext DI avc2copCCR2) 32) (zext DI avc2copCCR3)) (ext DI avc2c3CRq)))
(set avc2copCCR2 (subword SI concat46 0))
(set avc2copCCR3 (subword SI concat46 1))
)
())
(dncpi csuba1_avc2_c3 "csuba1" (OPTIONAL_CP_INSN (SLOT C3) (INTRINSIC "csuba1"))
"csuba1 $avc2c3CRq"