Skip to content
View TobiasFaller's full-sized avatar
💭
Experimenting with RISC-V, FPGAs etc.
💭
Experimenting with RISC-V, FPGAs etc.

Block or report TobiasFaller

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FreiTest FreiTest Public

    A scientific framework for researching automatic test pattern generation (ATPG)

    C 2

  2. NCIP NCIP Public

    The Next Craig Interpolant Prover (NCIP) symbolic Bounded Model Checker (BMC)

    C++ 2

  3. cell-aware-spice-simulation cell-aware-spice-simulation Public

    Scientific tool to generate fault cell-aware models from SPICE cell simulations

    Python 1

  4. reconfigurable-scan-network-insertion reconfigurable-scan-network-insertion Public

    Scientific tool to insert Reconfigurable Scan Networks (RSN) into synthesized circuits to make them testable

    Python

  5. VHDTool VHDTool Public

    A simple utility to mount / unmount VHD Images a lot faster than using Microsofts DiskPart utility.

    C++ 26 7

  6. vscode-vt100-syntax-highlight vscode-vt100-syntax-highlight Public

    This is a Visual Studio Code extension to display and edit VT100 colors and styles in the text editor. A preview and export functionality enable additional workflows for terminal logs and files wit…

    TypeScript 31 5