Commits

Breadcrumbs

History for

onmain

User selector

All users

All time

Commit History

Commits on Jul 13, 2021

• [riscv64][wasm] Implement wasm function

  Show description for 901633f
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  901633f

  Copy full SHA for 901633f

Commits on Jun 30, 2021

• [Turboprop] Enable support for dynamic map checks for inlining.

  Show description for 4ae31df
  

  rmcilroy

  authored and

  V8 LUCI CQ

  committed
  4ae31df

  Copy full SHA for 4ae31df

• [riscv64] Add Label::Distance flag to control emit Branchshort.

  Show description for d8df3db
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  d8df3db

  Copy full SHA for d8df3db

Commits on Jun 24, 2021

• [riscv64] Fix IsIllegalInstruction function

  Show description for 3d640fe
  

  ZhengLiu2825

  authored and

  V8 LUCI CQ

  committed
  3d640fe

  Copy full SHA for 3d640fe

Commits on Jun 18, 2021

• [base] Move utils/vector.h to base/vector.h

  Show description for 7f5383e
  

  danelphick

  authored and

  V8 LUCI CQ

  committed
  7f5383e

  Copy full SHA for 7f5383e

• [riscv64] Fix uncorrectly branch

  Show description for c77ca6b
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  c77ca6b

  Copy full SHA for c77ca6b

Commits on Jun 17, 2021

• [riscv64] Fix node.js build failed

  Show description for 239898e
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  239898e

  Copy full SHA for 239898e

Commits on Jun 16, 2021

• [masm] Read builtin off builtin_entry_table rather than EmbeddedData...

  Show description for c794947
  

  verwaest

  authored and

  V8 LUCI CQ

  committed
  c794947

  Copy full SHA for c794947

• [riscv64] Port [sparkplug][arm][arm64[ia32] Callee-saved registers for RecordWrite

  Show description for 88f4ca2
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  88f4ca2

  Copy full SHA for 88f4ca2

Commits on Jun 14, 2021

• [runtime] Rename Builtins::Name to Builtin 2/2

  Show description for 407317a
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  407317a

  Copy full SHA for 407317a

Commits on Jun 10, 2021

• [sparkplug][arm][arm64[ia32] Callee-saved registers for RecordWrite

  Show description for c5d41ae
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  c5d41ae

  Copy full SHA for c5d41ae

• [riscv64] Optimize Branch with near label

  Show description for 900d6b9
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  900d6b9

  Copy full SHA for 900d6b9

• [riscv64] Optimize-trampoline

  Show description for 998370f
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  998370f

  Copy full SHA for 998370f

Commits on Jun 9, 2021

• [riscv64] Fix build error

  Show description for 7c6578d
  

  qjivy

  authored and

  V8 LUCI CQ

  committed
  7c6578d

  Copy full SHA for 7c6578d

Commits on Jun 8, 2021

• [macro-assembler] Make IncrementCounter prechecks inlinable

  Show description for 45662e6
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  45662e6

  Copy full SHA for 45662e6

Commits on Jun 7, 2021

• [runtime] Rename Builtins::Name to Builtin 1/2

  Show description for 8ab75a5
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  8ab75a5

  Copy full SHA for 8ab75a5

Commits on Jun 3, 2021

• [riscv64] Introduce dedicated JSBoundFunction to represent bound functions.

  Show description for 9879071
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  9879071

  Copy full SHA for 9879071

Commits on Jun 2, 2021

• [masm] Remove unnecessary virtual methods from the turboassembler

  Show description for f1304bb
  

  verwaest

  authored and

  V8 LUCI CQ

  committed
  f1304bb

  Copy full SHA for f1304bb

Commits on Jun 1, 2021

• [builtins] Preparation for callee-saved registers in RecordWrite stubs

  Show description for c69b0c8
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  c69b0c8

  Copy full SHA for c69b0c8

Commits on May 28, 2021

• [riscv64][codegen] Assert that RegisterArray has only unique registers

  Show description for 82f4058
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  82f4058

  Copy full SHA for 82f4058

• [ptr-compr][riscv64] Implement pointer compression

  Show description for 90363c7
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  90363c7

  Copy full SHA for 90363c7

Commits on May 27, 2021

• [riscv64] Fix a typo in li_ptr

  Show description for 8bac848
  

  qjivy

  authored and

  V8 LUCI CQ

  committed
  8bac848

  Copy full SHA for 8bac848

• [riscv64] Add RVC Instr CB and fix some RVC Instr CA

  Show description for 115db49
  

  derekztu22

  authored and

  V8 LUCI CQ

  committed
  115db49

  Copy full SHA for 115db49

• [riscv64] Fix build failed

  Show description for 7c30ae2
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  7c30ae2

  Copy full SHA for 7c30ae2

Commits on May 25, 2021

• [codegen] Add more register aliasing checks for RecordWrite helpers

  Show description for 34b1c55
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  34b1c55

  Copy full SHA for 34b1c55

Commits on May 19, 2021

• [sparkplug] Use separate WriteBarrier stubs

  Show description for 2a43f8c
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  2a43f8c

  Copy full SHA for 2a43f8c

Commits on May 18, 2021

• [riscv64] Fix error in LeaveExitFrame

  Show description for e5a53a4
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  e5a53a4

  Copy full SHA for e5a53a4

Commits on May 13, 2021

• [riscv64] Make disassembler recognize illegal inst

  Show description for e9df29e
  

  qjivy

  authored and

  V8 LUCI CQ

  committed
  e9df29e

  Copy full SHA for e9df29e

Commits on May 12, 2021

• [riscv64] Add flag to control disassembling of C-ext

  Show description for c7d8556
  

  qjivy

  authored and

  V8 LUCI CQ

  committed
  c7d8556

  Copy full SHA for c7d8556

Commits on May 11, 2021

• [cleanup] Convert some global enums to enum class

  Show description for cc06b8c
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  cc06b8c

  Copy full SHA for cc06b8c

• [riscv64] Add a flag for simulator debug and rename riscv flag

  Show description for bb01d95
  

  luyahan

  authored and

  V8 LUCI CQ

  committed
  bb01d95

  Copy full SHA for bb01d95

Commits on May 10, 2021

• [codegen] Move common enums to macro-assembler.h

  Show description for b684c36
  

  camillobruni

  authored and

  V8 LUCI CQ

  committed
  b684c36

  Copy full SHA for b684c36

Commits on May 6, 2021

• [riscv64] Fix IsConstantPoolAt and typo

  Show description for 9bd4492
  

  qjivy

  authored and

  V8 LUCI CQ

  committed
  9bd4492

  Copy full SHA for 9bd4492

Commits on Apr 29, 2021

• [debugger] Remove "Restart frame" feature.

  Show description for 93f8569
  

  bmeurer

  authored and

  V8 LUCI CQ

  committed
  93f8569

  Copy full SHA for 93f8569

Commits on Apr 27, 2021

• [riscv64] Optimize add/sub with immediate

  Show description for e250cc1
  

  luyahan

  authored and

  Commit Bot

  committed
  e250cc1

  Copy full SHA for e250cc1